Measurements of the linewidths of submicrometer features made by different metrology techniques have frequently been characterized by differences of up to 90 nm. The purpose of the work reported here is to address the special difficulties that this phenomenon presents to the certification of reference materials for the calibration of linewidth-measurement instruments. Accordingly, a new test structure has been designed and fabricated, and has undergone preliminary tests. Its distinguishing characteristics are assured cross-sectional profile geometries with known side-wall slopes, surface planarity, and compositional uniformity when it is formed in mono-crystalline material at selected orientations to the crystal lattice. To allow the extraction of electrical linewidth, the structure is replicated in a silicon film of uniform conductivity which is separated from the silicon substrate by a buried oxide layer. The utilization of a silicon-oninsulator (SOT) substrate further allows the selective removal of substrate material from local regions below the reference features, thus facilitating measurements by optical and electron-beam transmission microscopy. The combination of planar feature surfaces having known side-wall slopes is anticipated to eliminate factors which are believed to be responsible for methods divergence in linewidth measurements, a capability which is a prerequisite for reliable certification of the linewidths of features on reference materials.
PROBLEM ADDRESSED

Methods divergence in linewidth metrology
Linewidth-metrology instruments may be classified into one of three groups according to the physics of the metrology process. The first is the beam-scattering group which reverse-models a feature's properties from an image and includes optical-and electron-beam reflection and transmission methods. The second group consists of the scanning probe methods, principally atomic force and scanning-tunneling microscopies. Instruments of this group deconvolve a feature's cross-sectional geometry from the profile collected by the probe. The third group is electrical metrology which provides a quantity called the electrical linewidth. Instruments of each group have their own advantages and limitations in wafer and mask fabrication-process control. However there tend to be disparities between measurements of the linewidth of features made by instruments from any pair of different groups, these disparities being characteristic of the respective groups. For example, several authors have independently reported the tendency of electrical measurements of the linewidths of conducting features to be significantly less than corresponding SEM measurements.1'2'3 As a consequence of this and related observations, linewidth metrology is said to exhibit methods divergence. Disparities between electrical linewidth measurements, which are a direct link to device performance, and measurements made by other techniques favored for in-line testing, are of particular concern. A first objective of the work described here is identifying the sources of methods divergence.
1 . 2 The importance of a standard definition of linewidth In cases where a user wishes to have a physical standard for whatever purpose, measurements extracted from it should not exhibit methods divergence. In other words, any two correctly-operating metrology instruments from the same, or from different, metrology-instrument groups must extract the same linewidth measurements from the physical standard. However, because instruments from different groups respond to different physical properties of a given feature, it is not surprising that they generally report different values of its linewidth. Accordingly, it is necessary to specify physical standard is compromised by lack of a standard definition of the linewidth of a feature having an arbitrary cross-sectional profile geometry and transverse compositional variations are unknown. However, there is a potential work-around of this limitation, to be described here, which is understood to be of value to a range of users having different applications. Reducing the work-around option to practice is a second objective of the work being reported here.
I . 3 
Summary statement of purpose
If an artifact were available whose features had a definitive cross-sectional geometric profile, other than its absolute dimensions, and whose features also had a known transverse compositional uniformity on a microscopic scale, then not only could the standard definition of linewidth be applied, but any residual methods divergence could reasonably be attributed to the respective instrument, either on a group or on an individual basis. Consequently, the artifact could be certified to serve as a physical standard for the practice of linewidth metrology. A key requirement is the macroscopic configuration of the artifact to meet the requirements of linewidth extraction by the entire range of metrology instruments used in wafer fabrication. Once the properties of definitive cross-sectional geometric profile and transverse compositional uniformity are provided, a driving consideration is testability for electrical linewidth because this quantity is not indefinite with respect to properties such as effective probe-tip shape or particle-beam modeling algorithm selection. The summary purpose of the work being reported is to configure, fabricate, and evaluate such an artifact for diverse purposes including probe-tip shape evaluation, particle-scattering algorithm development, and instrument calibration.
THE PROPOSED 501 SOLUTION
The proposed solution to the challenge of methods divergence is to devise an artifact having the following properties:
. the reference-feature linewidth is unambiguously defined. This requirement is met by fabricating reference features having cross-sectional profiles with properties consistent with an unambiguous linewidth-parameter value. . the material of the features, and the substrate which supports them, must be compositionally uniform.
. the geometry of the features must be uniform along their lengths: specifically, the cross-sectional profile geometry of a particular feature must be constant, which precludes any sidewall roughness.
The substrates should also conform to mechanical requirements for rigidity and compatibility with traceability instrumentation. The artifacts to be described in this paper have the potential of having all the attributes stated above.
Micro-Electro-Mechanical Systems (MEMS) is the technology of fabricating miniature mechanical structures in bulk material or in solid-material films through patterned etches. Structures include miniature sensors, actuators, or mechanical components.5 The use of a monocrystalline base material, and an etch which is anisotropic as a result of its preferentially etching in the directions of particular crystallographic planes, is a special tool in the fabrication of three-dimensional structures. These structures have the orientations of their post-etch surfaces controlled by the crystallography of the lattice. An etch of 1 9 wt. % of KOH in water at 80 °C is commonly used to define structures in bulk silicon material 'I."
having { 1 1 1 }-planar faces. Figure 2 . Although, in reality, the silicon lattice has a zincblende structure, consisting of two interpenetrating face-centered cubic sublattices,8 the simplified illustration in Figure 2 is valid here for the purposes of illustrating essential principles. The key trigonometrical attribute of cubic lattices in general is that members of the The proper selection ofthc orientation ofthe silicon lattice with the edges ofphotolithographic tatures results in control ofthe feature geometry in three-dimensions. Note the imaged feature from which the pit was replicated. A recently-announced artifact made by etching a { 1 lO} bulk silicon surface resist patterned as a grating, having features with submicrometer pitch aligned in a <1 12> direction, is an example of a MEMS implementation of a reference material. The precisely-vertical { 1 1 1 } featuresidewalls generate high-levels of contrast for the pitch calibration of electron-beam linewidth systems.9 This work followed earlier reports on linewidth metrology of isolated lines with similar characteristics.10 A pictorial example of a grating offeatures having vertical sidewalls fabricated at Sandia National Laboratories during the course of the work being reported here is illustrated in Figure 4 .
Silicon-on-insulator substrates
Silicon-on-insulator (SOT) substrates have a surface layer of semiconductor-grade silicon separated from the remaining substrate material by an insulating layer. Otherwise, they resemble silicon wafers and are compatible with semiconductor-wafer processing equipment. Integrated circuits are formed in the surface layer through the application of the same wafer processing that is used for forming such circuitry on ordinary bulk-silicon wafers. The principal motivation for SOT development was the need for radiation-hardened latchup-free devices for space and military applications. However, the higher starting-material expense is offset by higher device speed through the elimination ofparasitic capacitances to the bulk substrate and enables a higher device density. Two different state-of-the-art 501 implementations are used in the work being reported here, and these are described briefly in 2. Selection of the proper annealing conditions results in a buried layer of silicon dioxide which electrically insulates the surface layer through which the oxygen ions were implanted, as illustrated in Figure 5 showing resultant typical layer thicknesses. The surface layer retains qualities, such as siliconlattice integrity, required for the fabrication of state-of-the-art CMOS circuitry with enhanced transconductance.
BESOT material
The second SOT implementation featured in the current work is bonded and etched-back silicon-on-insulator (BESOI). '2 In this technology, two silicon wafers are thermally oxidized and then, with their oxidized surfaces in contact, are subjected to bonding at elevated temperatures in inert atmospheres which bonds the oxide films into a single layer. The result is a single wafer assembly which is etched back on one side to provide a surface layer of semiconductor-grade monocrystalline silicon. This implementation offers significantly more flexibility in the selection of the buried insulating layer's parameters and the doping levels, for example, of the silicon lattice adjacent to it. silicon surfaces.
through which the oxygen ions were implanted.
. Accordingly, planar electrical test structures can be fabricated to enable the extraction of electrical linewidth measurement by techniques paralleling those used for planar structures patterned in chromium films on quartz or polysilicon on gate oxide, for example. However, it is necessary to carefully manage the replication of intersecting lines, which is trivial in the chromium-on-quartz implementation, but which has to be more carefully considered for the SOI case. Two SOT configurations which can provide intersecting lines, a special requirement ofelectrical test structures, delineated within the active silicon layer, are described below.
They are distinguished by different respective crystallographic options afforded by the trigonometry previously illustrated in Figure 2 .
The two implementations are identified here as the Vertical-Sidewall (VSW) option and the Sloping-Sidewall (SSW) option. When intersecting vertical-sidewall features are replicated on the { 1 IO} surfaces of bulk material, the 109.474° obtuse inside corner is cleared by the KOH etch and leaves a clean "vertical" line of intersection of the {1 1 1 } feature sidewalls.
However, with no supplementary processing, the 70.526° acute inside corner develops a (111)-plane facet which extends from the substrate surface to the underlying silicon-dioxide interface as shown in Figure 7 . The formation of the facet can be prevented, however, to leave a vertical-line intersection when the structure is fabricated on SQl substrates according to the process to be described in 3.3. In the SSW option, the allowed features may intersect surface, aligned with <1 10> crystallographic vectors.
orthogonally but have sidewalls with a slope of 54.737°r elative to the substrate surface. In principle, the sidewall surfaces are flat and smooth to within the amount of the silicon lattice constant which is 0.543 nm. Whereas there is much evidencein the literature to suggest that the subject test structures will have sidewall surface finishes with this desirable property, the case yet remains to be proven. If it is, then both the VSW and SSW options offer the possibility of fabricating features with a unique combination of important properties, namely, . Following a description of the severe limitations of the designs of existing standard linewidthcellst for the subject application, this section reviews four recently-introduced electrical linewidth test-structure design issues which have been incorporated into both the VSW and the SSW options.
They result in geometrical characteristics which are not generally familiar to the electrical linewidth metrology community. The first two, short reference-length segments and multiple reference-length segments respectively, apply also to structures that are patterned in other than monocrystalline materials but are particularly advantageous in the subject application. The second two issues, buried-barrier isolation assurance and outside-corner etch-stop tabs, apply exclusively to SQl applications. Figure 9 shows the widely-used design of a standard electrical cell for the extraction of sheet resistance, using a van der Pauw cross, and average linewidth, Wb, of a length, Lb of the feature identified as its reference segment. The reference segment is part of the extended feature called the bridge. The published designed rules for the standard cell specify that the reference length should be the larger of 80 im and 1 5W b where W b is the width of the reference segment.4 In addition, the design specifies that the voltage tap widths W should be less than the reference-segment width W b' for lengths L b between 80 jim and 100 tim, and should be less than 1 .2V otherwise. All measurements are made using four-terminal (Kelvin) connections.
Standard Electrical Linewidth Cells
Accordingly, for instances of the cell where the reference segment has submicrometer widths, according to the referenced standard, .
Lb should be equal to, or exceed, 80 im S the tap width W should have a width less than or equal to the submicrometer reference-segment width Wb
These rules are to ensure that the reference segment has essentially the same electrical and physical 1engths. Whereas they are widely observed in practice, they pose certain difficulties for submicrometer applications. The first difficulty is a tendency for electrical failure of the continuity of the voltage taps where they connect to the bridge when the structure is fabricated at the limits of the process window. Provisions enabling the use of arbitrarily wide taps would remove this first difficulty. A second difficulty is that the effective electrical width of the voltage-tap attachments, in practice, is greater than the extended tap's physical width, as a consequence of inside-corner rounding deriving from the limitations of the lithographic replication process. Thus, the true extent of the effective reference-length shortening 1- In much ofthe literature on electrical linewidth metrology, the unit patterns from which linewidth is extracted electrically by probing are commonly referred to as "test structures." However, certian standards (e.g., SEMI) refer to such unit patterns as "cells."
The electrical length of the reference segment is the length of a feature having no attached voltage taps, but otherwise the same physical properties and geometrical cross section as the reference segment, and having an electrical resistance which is the same as the V/I of the reference-length segment measured using the voltage taps. by voltage-tap width is generally not known. Consequently, whether the intent of the minimum reference-length rule is being satisfied is not known either. Provisions enabling the use of shorter reference lengths would address this second difficulty. In all cases, the traceability of the units in which Wb is expressed derives from the traceability of the reference length identified as Lb in Figure 9 .
Short reference-length cells with cross-over voltage taps
Fortunately, there exists a proven technique which essentially eliminates the need for the design-rule restrictions generally relating to the specifications for a long reference length with narrow voltage taps as described above. It does this at the expense of minimal extra voltage sampling through one or more additional pads and is quite important for the unique application being described here.'3 The principle of the technique is effectively to measure the extent of instead ofjust the usual sheet resistance and linewidth The way that has been selected to accomplish this in the present work is to connect n 2 reference-length segments in series, each reference-length having a different value L. Two variations of a linewidth structure having multiple reference-length segments are shown in Figure 1 1 . One has n 5 reference-length segments but no van der Pauw, and the other has a built-in van der Pauw box/cross and n 2 referencelength segments. Both these structures can be electrically inspected with a 2 x 4 pad set, which is convenient for 2 x 16 and 2 x 32 probe-card configurations.
Whereas n = 2 reference-length segments are, in principle, sufficient to allow the extractions of Wh and R ' the multiplereference-length option facilitates identifying the existence of patterning defects which might otherwise render the estimates of these parameters unreliable. When the patterning simply produces random variations in the V/I measurements, the values of ÔL and Wb are given by: 
R1 -3•:
These equations are the statisical estimates obtained from the least-squares fit of R to a linear function of L -ÔL.
Oxide barrier isolation assurance
An unknown in the current work is the possibility of leakage from the test structure through the barrier-oxide to the silicon-substrate "ground" by faults relating to barrier-oxide electrical failure. If more than one leakage path exists for a particular eight-pad structure, then it is highly probable that the resulting shunt currents affect the V/I readings. Consequently, the corresponding linewidth estimate will most likely be incorrect.
The approach to managing the unknown extent of this potential problem that was adopted was to provide a means of signaling whether a particular structure was being affected by leakage failure and thereby whether or not the corresponding linewidth estimate should be discarded. A minimum of one pad of each 2 x 16 set was attached exclusively to ground, or rather to a "ground plane. " The ground plane consists of most of the residual surface silicon not assigned to test-structure patterning. All components of the ground plane are electrically interconnected and are isolated by patterning from the test structures. An affirmative test for electrical continuity between the ground-plane pad and any other test pad of a 2 x I 6 set signals the likelihood that a structure being tested is affected by a barrieroxide fault and that the corresponding estimate of Wb should be discarded. The rationale for this approach is that, until the prevalence of barrier oxide failure is determined from further experience, if the oxide barrier below a single structure does experience ground-plane failure, then it is very likely that failures will also have occurred in the barrier oxide below the ground plane. This is because the ground plane has several orders of magnitude more area than any one eight-pad test structure.
Whereas a definitive test of leakage by forcing contact to the substrate silicon would generally be a safer test, the return on extra effort to provide such a facility is considered insufficient until more knowledge of the extent of the problem, if it exists at all, is established. t
In spite of the fact that CMOS-SOI is a relatively mature technology, the subject application of SOl is using unconventional wafer orientations and processing which could possibly lead to previously unencountered sources of failure.
This description applies to the use of the popular 2 x 16 probe-card arrangement which was employed in this work.
Corner-compensation techniques
The practice of a layout technique called corner compensation is uniquely necessary for the formation of planar electrical test structures on SOT. The reason is that patterns in silicon are formed by an etching process that is resisted predominantly by { 111 } lattice planes. For example, if a planar rectangular frame of SOT surface material having a (100) orientation is patterned with feature orientation consistent with the practice of fabricating the 55W option described in 2.3.2, the rightangle inside "concave" corners are perfectly formed, as indicated in Figure 12 . On the other hand, due to the absence of intersecting (111) planes, which ordinarily contain material removal at the outside "convex" corners, these corners are generally irregularly eroded as the etching initiates. tendency of {41 1 } planes also to etch relatively slowly, but faster than {1 1 1 } planes. The irregular initial etching results, sooner or later, in the formation of convex corners characterized by {41 1 }-plane erosion as seen in the photomicrograph in Figure 13 . Whereas 
Vertical-sidewall (I lO VSW version 3 reference-length version
In the test-chip layout, the rectangular ground plane in which the structure is laterally embedded, and which was introduced and described previously in 3.1.4, is identified in Figure 16 . It is electrically connected to the ground-plane t These versions correspond to cases for n 3 and n = 2, respectively, in the equations in 3.1.2. Design rules common to all instances of the structure include pad center-to-center spacings of 160 xm. In Figure 16 , the wider lines connected to the pads have a width of 10 m. The nominal lateral proximity of the ground plane to test-structure features is 5 tm. The proximity of the ground plane to the reference length segments is extended to 1 0 im to meet requirements of optical inspection.
The reference-segment lengths in Figure 16 are 8. 1 tim, 16.3 kim, and 24.5 tim, respectively.
Various instances of the test structure on the test chip are characterized by different reference-length segment widths, Wb, and drawn tap widths, \
The twelve combinations are listed in Table I ; the individual selections recognizing that the wider the tap width, the greater the opportunity for patterning defects to cause undesirable variations of the tap-attachment reference-segment lengthshortening parameter-values, ÔL. Conversely, the narrower the drawn widths, the greater the possibility of encountering linewidth-related process-window limits and losing connection integrity altogether. In all, a total of 1 44 test-structure instances are located within a 1 5 mm x 1 5 mm field on the substrate surface. Besides having the different design-rule combinations shown in Table 1 , the various instances are also differentiated by their having, or by not having, the van der Pauw box and by having, or by not having, the optical/e-heain transmission window shown in Figure 18 . In general, the structures were located within the field so that those having the narrower design rules were towards its center. Experience has taught that the process window is a little wider in this region)7 [-1 12]
[001]
.
[112] Regions of the test-chip real estate left unused are allocated to cross-section SEM and STEM inspection targets with their orthogonals designed to coincide with the <1 12> directions to facilitate optimum cleaving.
With regard to optical and transmission measurements of the width of the reference segments, Figure 1 8 shows schematically a cross section of a reference segment with neighboring silicon overlying and underlying the barrier layer. The underlying silicon is patterned by the same plane-selective etching as the test structure pattern. Only a selection of test structures has underlying silicon removed in order not to compromise the mechanical integrity of finished samples and to facilitate mask design.
Sloping-sidewall (lOO SSW version
The SSW version has several characteristics quite different from those of the VSW structure. First and foremost, the basic unit, characterized by single reference-length and voltage-tap widths, is connected out to a 2 x 16 pad set rather than to the unit 2 x 4 pad set of the VSW version. The scale drawing in Figure 1 9 shows the orientation of the principal geometric axes of the structure to correspond to <I 10> lattice vectors within the (100) The three sets of extended and one-side unterminated voltage taps are hybrid one-dimensional, optically-and electrically-readable, frame-in-frame overlay structures. They are incorporated into the structure because related work reported elsewhere has determined that the electrical-overlay values extracted from them are very sensitive to the consistency of the replication of inside-corner acuities.18 These different characteristics are incorporated into the version to maximize the technical payback from the investment in the development of these new artifacts. Figure 18 . Schematic cross section of a reference segment with neighboring silicon overlying and underlying the barrier layer.
3.3
Wafer-processing and test-structure fabrication
Fabrication facilities
The process-technology and fabrication of the metrology linewidth structures are being carried out in the Microelectronics Development Laboratory (MDL) at Sandia National Laboratories. Although the primary work at this 30,000 square foot, class I fabrication facility is CMOS and radiation-hardened CMOS, it has been adapted for use in the development of a variety of micromechanical devices and control electronics for those devices using the technologies of surface and bulk silicon micromachining. It is significant that fabrication techniques being described here can be readily transferred to other comparable IC-fabrication facilities.
Applicable experience gained working with devices microniachined from hulk silicon
Historically, work with bulk micromachined devices such as pressure sensors and accelerometers indicate that very high quality surfaces can indeed be defined. This is accomplished by using a class of wet chemical etchants, in this case potassium hydroxide (KOH), which exhibit highly varying etch rates dependent on the exposed crystal surface orientation. For example, the etch rate ratio between the (100) and (1 1 1) planes of n-type silicon with a 6-molar features. This is consistent with the literature on the use of KOH for silicon etching. The phosphoric acid removal of the silicon nitride has not produced any deleterious effects while providing suitable removal of the silicon nitride film. The basic process described here addresses the additional issues of crystal direction and corner compensation.
..4
Lithographic-step sequence
The general process which includes accurate determination of the crystallographic direction relative to the wafer flat requires four photolithographic masks. The first two masks are used to determine the proper crystal direction of the wafer surface and, then, alignment to this direction and to provide additional photolithographic features for subsequent masks. The pre-alignment steps use a whole-wafer contact aligner using a mask layer with a pair of rosette patterns which consist of rectangular boxes rotated in tenth degree increments from degrees. The pair of rosette patterns are along the horizontal centerline of the wafer near the wafer edges to maximize alignment accuracy. The anisotropic KOH etchant is used to etch pits into the silicon. Due to the crystal-plane-selective etch characteristics of the KOH, the pair ofrectangular boxes aligned most closely to the proper direction has the most narrow final etch width. Then the second mask in the process, also a contact aligner mask, can be aligned to this pair of boxes. This second mask also contains the definition of alignment features to be used by a stepper aligner and alignment features for backside-wafer alignment if the substrate is to he removed from under the test structures. The reason for switching to a stepper aligner is that the desired features have linewidths under the resolution capability of a whole-wafer contact aligner. Although this is a tedious process, it assures proper alignment of the patterned features to the crystal lattice. This aids in eliminating the stair-step sidewalls and the resultant replicated-line narrowing from the dimensions drawn on the reticle which can occur with misaligned patterns.
KOH-etching process
The wafers are cleaned and coated with a 500 A thick silicon nitride film to be used as the mask for the KOH etch. The silicon nitride is deposited by Low Pressure Chemical Vapor Deposition (LPCVD) at 850 °C. This method of depositing the silicon nitride mask film produces the best quality film for use with KOH etching. At this point, the SOT wafer is ready to he patterned with the linewidth test-structures. The pattern is defined in the silicon nitride hard mask using Reactive Ion Etching (RIE). The wafer is immersed in 6-molar KOH at 65 °C for several minutes. This readily etches through the thickness of the SOT layer and provides additional etch time to the sidewalls of the features. This overetch of the sidewalls is being investigated as a means to assure that the sidewalls are as close as experimentally practical to single-crystal planes. One technique to allow greater over-etch times uses corner-compensation as described previously in 3 . 1 .5. The extent of overetching required for sidewall smoothing is traded against additional convexcorner compensation. These corners continue to etch back and eventually may lead to open-circuit lines as previously illustrated in Figure 13 . Optimization of the over-etch time and suitability of corner compensation techniques are still being investigated.
After definition of the surface silicon by the KOH etch, the wafers must have the silicon-nitride hard mask removed. Boiling phosphoric acid at 165 °C. for 5 mm. was used to accomplish this. At this point the wafers are ready to be electrically tested.
Material removal for optical and electron-beam transmission window
For those features to be inspected by optical or electron-beam transmission, substrate material is removed from beneath the linewidth-reference segments of a selection of structures. This is accomplished by continuing with the wafers from the above step and depositing another layer of thin (approximately 500 A thickness) silicon nitride by LPCVD. The fourth contact-aligner mask is now aligned through the wafer to the frontside features and is patterned onto the backside ofthe wafer. The pattern is etched into the silicon nitride mask which subsequently acts as a hard mask for a KOH etch which etches all the way through the wafer, removing the substrate from beneath the selected frontside linewidthreference features. The result, for VSW structures, is reference-segment cross sections shown previously in Figure 1 8.
Whereas this type of processing is commonly used in the production of bulk silicon etched diaphragm pressure sensors, a major difference here is that the silicon-dioxide membrane films are much thinner (e.g., several 1 000 A) versus several micrometers as common to pressure-sensor diaphragms. This consequently constrains the size of the membrane area and requires better backside-to-frontside alignment. Once the substrate areas are removed, the silicon nitride can once 
EXAMPLE OF FABRICATION AND ELECTRICAL TESTING
As a proof-of-concept experiment for this procedure, several wafers of (1 00) SIMOX material were patterned using an existing mask set (NIST I 9) which incorporated standard electrical linewidth test structures (such as in Figure 9 ) with nominal critical dimensions (CDs) of 1 .0 .tm and 2.0 rim. The final structures from these fabrications are not intended to be used for comparing different calibration techniques. There are two primary reasons: the first is that these structures do not incorporate features to protect against outside corner removal. The second is that the very long lengths ofthese lines (250 tim) make them particularly susceptible to rotational alignment errors --for these 250 .tm long lines a rotational misalignment of 0. 1 °leads to an overetching of nearly 0.5 tim. In contrast, this same rotational misalignment for a 10 j.tm line would lead to only a 0.020 im overetch. However, these test structures will provide a means for determining if the proposed fabrication procedure would provide test structures that could be calibrated by electrical, and other, means.
Three wafers were used in the proof-of-concept experiment. Each of these wafers was patterned and then scribed to allow for different etch procedures to be performed on each of the partial wafers.
The isolation between pairs ofnominally unconnected features was measured on each of the wafer fragments and found to be extremely low on each (i.e. , there was no measurable leakage). Several of the samples were overetched to the point that key features were missing completely on all sites. Of the possible samples, there were three from which results were derived. The results from these samples are shown in Table 2 along with the yield for each measurement. If the van der Pauw attached to a particular bridge did not function, the bridge resistance used to determine the sheet resistance was the average of other local van der Pauw crosses. The data were derived from two different wafers; the first sample was from a different wafer than the second and third. The data in Table 2 suggest that the linewidths on samples 2 and 3 were likely affected by angular misregistration of the mask relative to the desired crystal planes during the photolithography process --this amount ofoffset would he caused by angular misregistration ofbetween 0.2° and 0.3 0 for these bridge resistors with a design length of 250 im -as well as differing amounts of etch. Sample 3 also reflected an etch effect where the structures were near a single corner, and the adjacent edges were etched substantially more than those elsewhere on the wafer. This explains the low yield of the I .0 im lines and the relatively high standard deviation of the 2.0 im lines.
SUMMARY
The existence of methods divergence in CD metrology poses a serious challenge to the fabrication of reference materials for tasks such as instrument calibration and image-deconvolving algorithm development. A significant source of methods divergence is the unavailability of a standard definition of the linewidth of a feature having an arbitrary and/or unknown cross-sectional geometry and composition. On the other hand, the linewidth of features having known cross sections and material uniformity can readily have their linewidths defined parametrically. Consequently, their incorporation into CD-reference materials is an opportunity to relieve the challenge posed by methods divergence. This paper describes the fabrication of substrates uniquely possessing properties required for reference-material certification through the elimination ofmethods divergence, namely:
atomically-smooth sidewalls S definitive cross-sectional geometries .
material uniformity on an atomic scale.
In addition, the fabrication technique provides substrate properties having compatibility with the special requirements of the following transmission metrologies:
electron-beam
optical
ion-beam
The structures may also have special potential in SPM probe-tip calibration.
Initial electrical test results and SEM inspections have been extremely promising, and more definitive measurement data are expected before the end of the year.
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